Power MOSFET

32 Amps, 60 Volts, N-Channel DPAK

Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls and bridge circuits.

Features

- Pb-Free Packages are Available
- Smaller Package than MTB36N06V
- Lower R_{DS(on)}
- Lower V_{DS(on)}
- Lower Total Gate Charge
- Lower and Tighter V_{SD}
- Lower Diode Reverse Recovery Time
- Lower Reverse Recovery Stored Charge

Typical Applications

- Power Supplies
- Converters
- Power Motor Controls
- Bridge Circuits

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	60	Vdc
Drain-to-Gate Voltage ($R_{GS} = 10 \text{ M}\Omega$)	V_{DGR}	60	Vdc
Gate–to–Source Voltage, Continuous – Non–Repetitive (t _D ≤10 ms)	V _{GS}	±20 ±30	Vdc
Drain Current	V _{GS}		A -1 -
- Continuous @ T _A = 25°C - Continuous @ T _A = 100°C	I _D	32 22	Adc
– Single Pulse (t _p ≤10 μs)	I _{DM}	90	Apk
Total Power Dissipation @ T _A = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1) Total Power Dissipation @ T _A = 25°C (Note 2)	P _D	93.75 0.625 2.88 1.5	W W/°C W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +175	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ (Note 3) ($V_{DD} = 50$ Vdc, $V_{GS} = 10$ Vdc, $L = 1.0$ mH, $I_{L(pk)} = 25$ A, $V_{DS} = 60$ Vdc, $R_G = 25$ Ω)	E _{AS}	313	mJ
Thermal Resistance – Junction-to-Case – Junction-to-Ambient (Note 1) – Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	1.6 52 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- 1. When surface mounted to an FR4 board using 1" pad size, (Cu Area 1.127 in 2).
- When surface mounted to an FR4 board using minimum recommended pad size, (Cu Area 0.412 in²).
- 3. Repetitive rating; pulse width limited by maximum junction temperature.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
60 V	$26~\text{m}\Omega$	32 A


N-Channel



MARKING DIAGRAMS




DPAK CASE 369C STYLE 2





DPAK-3 CASE 369D STYLE 2



32N06 = Device Code

A = Assembly Location

Y = Year WW = Work Week


ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS				· ·	•	·
Drain-to-Source Breakdown Voltage (Note 4) (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)			60 -	70 41.6	- -	Vdc mV/°C
Zero Gate Voltage Drain Current $ (V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}) $ $ (V_{DS} = 60 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C}) $			- -	_ _	1.0 10	μAdc
Gate-Body Leakage Current ($V_{GS} = \pm$	20 Vdc, V _{DS} = 0 Vdc)	I _{GSS}	_	_	±100	nAdc
ON CHARACTERISTICS (Note 4)						
Gate Threshold Voltage (Note 4) (V _{DS} = V _{GS} , I _D = 250 μAdc) Threshold Temperature Coefficient (Negative)			2.0	2.8 7.0	4.0	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 4) (V _{GS} = 10 Vdc, I _D = 16 Adc)		R _{DS(on)}	-	21	26	mΩ
Static Drain-to-Source On-Voltage (Note 4) $ (V_{GS} = 10 \text{ Vdc, } I_D = 20 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc, } I_D = 32 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc, } I_D = 16 \text{ Adc, } T_J = 150^{\circ}\text{C}) $			_ _ _	0.417 0.680 0.633	0.62 - -	Vdc
Forward Transconductance (Note 4) (V	$I_{DS} = 6 \text{ Vdc}, I_D = 16 \text{ Adc})$	9FS	_	21.1	_	mhos
DYNAMIC CHARACTERISTICS		•	•	1	•	•
Input Capacitance		C _{iss}	_	1231	1725	pF
Output Capacitance	$(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	346	485	
Transfer Capacitance]	C _{rss}	_	77	160	
SWITCHING CHARACTERISTICS (Not	e 5)					
Turn-On Delay Time		t _{d(on)}	_	10	25	ns
Rise Time	$(V_{DD} = 30 \text{ Vdc}, I_D = 32 \text{ Adc},$	t _r	-	84	180	
Turn-Off Delay Time	$V_{GS} = 10 \text{ Vdc},$ $R_{G} = 9.1 \Omega) \text{ (Note 4)}$	t _{d(off)}	_	31	70	
Fall Time]	t _f	-	93	200	
Gate Charge		Q _T	_	33	60	nC
	$(V_{DS} = 48 \text{ Vdc}, I_{D} = 32 \text{ Adc}, V_{GS} = 10 \text{ Vdc}) \text{ (Note 4)}$	Q ₁	_	6.0	_	
	V _{GS} = 10 Vdc) (Note 4)		-	15	-	
SOURCE-DRAIN DIODE CHARACTER	RISTICS	•	•			
Forward On-Voltage	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 4)}$ $(I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 4)}$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 150^{\circ}\text{C})$	V _{SD}	- - -	0.89 0.96 0.75	1.0 - -	Vdc
Reverse Recovery Time	(.3 , , , , , , , , , , , , , , , ,	t.	_	52	_	ns
($I_S = 32 \text{ Adc}, V_{GS} = 0 \text{ Vdc},$		t _{rr}				113
	dl _S /dt = 100 A/μs) (Note 4)	t _a	_	37	_	
Payarea Pagayany Stared Charge			_	14.3	_	
Reverse Recovery Stored Charge			_	0.095	-	μС


Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.



60 $V_{DS} > = 10 \text{ V}$ l_D, DRAIN CURRENT (AMPS) $T_J = 25^{\circ}C$ $T_J = 100^{\circ}C$ = -55°C 0 3.4 3.8 4.2 4.6 5 5.4 5.8 6.2 3 V_{GS}, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature




Figure 13. Thermal Response




Figure 14. Thermal Response


ORDERING INFORMATION

Device	Package	Shipping [†]
NTD32N06	DPAK	75 Units/Rail
NTD32N06G	DPAK (Pb-Free)	75 Units/Rail
NTD32N06-1	DPAK-3	75 Units/Rail
NTD32N06-1G	DPAK-3 (Pb-Free)	75 Units/Rail
NTD32N06T4	DPAK	2500 Tape & Reel
NTD32N06T4G	DPAK (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PACKAGE DIMENSIONS

DPAK CASE 369C-01 ISSUE O



	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
Е	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180 BSC		4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090 BSC		2.29 BSC		
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		


- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN
- **SOLDERING FOOTPRINT***




^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

DPAK-3 CASE 369D-01 ISSUE B





- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC 2.29 BS		BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

STYLE 2: PIN 1. GATE

- 2. DRAIN
- 3 SOURCE
- DRAIN

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its partnif rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA **Phone**: 480–829–7710 or 800–344–3860 Toll Free USA/Canada **Fax**: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.